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Abstract— This paper presents a complete study of the impact
of mechanical stress on the performance of SOI MOSFETs.
This investigation includes dc, analog and RF characteristics.
Parameters of a small-signal equivalent circuit are also ex-
tracted as a function of applied mechanical stress. Piezore-
sistance coefficient is shown to be a key element in describing
the enhancement in the characteristics of the device due to
mechanical stress.
Keywords— cutoff frequency fT , intrinsic gain, mechanical
stress, piezoresistance coefficient, SOI MOSFET.
1. Introduction
Scaling, channel engineering, high-k metal gate, etc., are
different technological means to improve digital as well as
analog performances of modern metal-oxide-semiconductor
field effect transistor (MOSFET). Process induced strain
whether tensile or compressive applied to the device during
the fabrication process is also receiving increasing attention
as another alternative to enhance the MOS transistor per-
formance [1]. However, the impact of mechanical stress
on the analog and RF characteristics of the transistor is
rarely addressed in the literature [2], [3]. This work pro-
vides a complete study of the impact of mechanical stress
on the dc, analog and RF characteristics of MOSFET tran-
sistors. This investigation is supported by the extraction of
the different parameters of a small-signal equivalent circuit
as a function of the applied mechanical stress. Piezoresis-
tance coefficient is also calculated based on both dc and RF
measurements. The mechanical stress is applied externally
by means of a 4-point bending measurement setup coupled
with dc and RF probe station.
Externally applied mechanical stress cannot in general
reach the high values of process induced stress. How-
ever, the external application of mechanical stress provides
high precision controllable values of stress, thus providing
a valuable tool for the study of the device properties as
a function of both tensile and compressive stress. Con-
sequently, the results obtained from this study can easily
be extrapolated to higher values of stress, applied either
externally or internally.
This approach has been adopted repeatedly in the litera-
ture, with different variations in setup [4]–[13] knowing
that Colman et al. [14] were the first to introduce this
measurement setup with a single-points bending.
In this work, detailed investigation and results of strained
devices are presented in such a way as to be easy to compare
with the literature. Such study, important as it is for the
design of analog and RF circuits has not been presented
before.
2. Measurement Setup and Devices
A four-point bending setup is used to apply external me-
chanical stress from compressive (−250 MPa) to tensile
(250 MPa), i.e., over a range of 500 MPa. A schematic rep-
resentation of the 4-point bending setup is shown in Fig. 1.
Fig. 1. Four-point bending setup.
Fig. 2. A photograph of the used four-point bending setup with
(a) the microscope, (b) the micrometer screw, (c) the RF probe
holders, (d) the RF probes, (e) the metallic rods used to apply the
mechanical stress on the 4 inch silicon wafer lying in between.
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The value of the applied stress/strain can be calculated us-




where σ is the applied mechanical stress in Pa, E is the
wafer’s Young’s modulus, d is the maximum displacement
due to the applied force, t is the wafer thickness, and 2a is
the distance between the inner contact points.
Displacement is applied through a micrometer screw and
measured by an optical microscope thus providing the pre-
cision of a few microns (Fig. 2).
Both n- and p-type fully-depleted (FD) silicon-on-insulator
(SOI) MOSFETs are studied, bosth featuring 12 gate fin-
gers (each 24 µm wide) connected in parallel. The channel
length is 3 µm. The use of long channel devices helps to
avoid short channel effects and hence results in a more ac-
curate and less error prone extraction of equivalent circuit
parameters.
3. Piezoresistance Coefficient
Piezoresistance coefficient in a transistor has been always
defined with regards to the variation of the channel resis-
tivity (or conductivity) as a function of the applied stress
[14]–[16]. It was also introduced as the slope of the vari-
ation of the transconductance with respect to the transcon-
ductance at zero stress (∆Gm/Gm0) [4], [6]. In both cases,
the resulting variation with stress is attributed to the depen-
dence of carrier mobility on the applied mechanical stress.
As will be shown in the next section, the same values of the
piezoresistance coefficient could also be obtained from the
variation of the output conductance with respect to the out-
put conductance at zero stress (∆Gd/Gd0). This confirms
the fact that the piezoresistance coefficient in a MOSFET
device is mainly dominated by the variation of carrier mo-
bility with the applied mechanical stress.
Table 1
Piezoresisitive coefficients pi
for a < 100 > wafer [%/kBar] for N- and PMOSFETs
in parallel and perpendicular orientations [7]
NMOS PMOS
pi ⊥ pi ‖ pi ⊥ pi ‖
−2.30 −4.97 −4.66 +6.48
The value of the piezoresitance coefficient depends on both
the crystalline orientation, and the current orientation with
respect to the applied strain [7], this is shown in Table 1
for a < 100 > Si wafer. In this study, the mechanical stress
is applied transversally with respect to the direction of the
current, while the device channel orientation is <110>.
4. DC Characterization
Based on dc measurements (performed using a HP4145
device parameter analyzer), the piezoresistance coefficient
is calculated using the variation in transconductance Gm
(at VDS = ±1.2 V and various VGS, in the saturation regime)
and also the variation in output conductance Gd (at VDS
= 50 mV and VGS = ±2 V; i.e., in the linear regime)
with the applied mechanical stress, as shown in Figs. 3
and 4. In both cases, a piezoresistance coefficient of 2
and 1 (10−4 MPa−1), is found for P- and NMOSFETs, re-
spectively.
Fig. 3. Relative variation of the maximum dc transconductance
Gm in saturation (VDS = ±1.2 V) for P- and NMOSFETs.
The absolute variation of Gm with the applied mechanical
stress shows is a 2.5 and 0.84% per 100 MPa for P- and
NMOSFETs, respectively, in the saturation region (VDS =
±1.2 V and VGS = ±1.5 V).
Fig. 4. Relative variation of output conductance Gd in the linear
regime (VDS = 50 mV and VGS = ±2 V) for P- and NMOSFETs.
The dc open-loop gain (AV0) is also improved by applying
mechanical stress. This can be seen through the improve-






The first term (gm/IDS) is constant with stress, since
the mobility is canceled out. An increase of ∼0.8 and
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∼0.7% per 100 MPa is noticed in VEA for P- and NMOS-
FETs, respectively, at VGS = ±1.8 V, as shown in Fig. 5.
However, this increase drops to ∼0.3 and ∼0.2% per
100 MPa for P- and NMOSFETs, respectively, at VGS =
±0.6 V. This variation is not dependent on the sensitiv-
ity of mobility to the applied mechanical stress, as is the






where the effect of mobility is simplified between the nu-
merator and denominator.
Fig. 5. Variation of early voltage VEA with the applied stress at
VGS = ±1.8 V for P- and NMOSFETs.
It is also worth to notice that the threshold voltage Vth is
quite constant with the applied mechanical stress, as can
be seen from Fig. 6. The same applies to the subthreshold
slope S as shown in Fig. 7.
Fig. 6. Variation of threshold voltage Vth with the applied stress
for P- and NMOSFETs.
The variation of Gm with the applied mechanical stress
is also studied as a function of gate voltage VGS. In the
saturation region (VDS = ±1.2 V), the piezoresistance co-
efficient shows an interesting reduction at VGS values close
to Vth (−0.3 and 0.36 V for P- and NMOSFETs, respec-
tively). Figures 8 and 9 show values of less than 1 and
0.5% per 100 MPa of the applied mechanical stress for
Fig. 7. Variation of subthreshold slope with the applied stress
for P- and NMOSFETs.
Fig. 8. Variation of dc transconductance Gm with the applied
stress for PMOSFETs as a function of VGS at VDS =−1.2 V.
P- and NMOSFETs, respectively. These results show a di-
rect relation between the piezoresistance coefficient and the
density of carriers in the channel. This relation is further
confirmed when studying the variation of Gm in the lin-
ear region (VDS = ±50 mV). When the gate bias passes
from |VGS|> |Vth| to |VGS|< |Vth|, the channel passes from
inversion to depletion, hence the dominant carriers in the
channel change from holes to electrons and from electrons
to holes for P- and NMOSFET, respectively. As a direct
Fig. 9. Variation of dc transconductance Gm with the applied
stress for NMOSFETs as a function of VGS at VDS = 1.2 V.
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Fig. 10. Variation of dc transconductance Gm with the applied
stress for PMOSFETs as a function of VGS at VDS =−50 mV.
consequence, the piezoresistance coefficient value follows
this transformation of the dominant carrier type in the chan-
nel. In PMOSFET (Fig. 10), ∆Gm goes from 2.3 to 0.75%
per 100 MPa, with the latter value being close to that cal-
culated earlier for NMOSFET. The inverse can be noticed
for NMOSFET as shown in Fig. 11.
Fig. 11. Variation of dc transconductance Gm with the applied
stress for NMOSFETs as a function of VGS at VDS = 50 mV.
This interesting shift in piezoresistance coefficient around
Vth could be very useful for applications such as piezore-
sistance gages or switches.
5. RF Characterization
A 2-port Anritsu 37369ATM vector network analyzer
(VNA) is used to measure the S-parameters as a func-
tion of applied mechanical stress for both the P- and
NMOSFETs. An open structure is used for a 1-step de-
embedding procedure. Cutoff frequency fT is extracted
from the de-embedded |H21|. The maximum of fT is found
at VGS = ±1.6 V for PMOS and NMOS in the saturation
region (VDS = 1.2 V). The analysis of the dependence of
fT on the applied mechanical stress is conducted at this
maximum fT point.
Figure 12 shows the relative variation of fT with respect to
fT 0 as a function of mechanical stress. The slope is found
Fig. 12. Relative variation of cutoff frequency fT with the applied
mechanical stress for P- and NMOSFETs.
to be 1.7 and 0.8 (10−4 MPa−1) for P- and NMOSFETs,
respectively. This is slightly lower than the slopes found
for ∆Gm/Gm0 calculated from dc measurements as shown
in Section 4. The absolute variation in fT is 1.6 and 0.8%
per 100 MPa for P- and NMOSFETs, respectively. It is
interesting to notice that the ratio is 2:1, which is consistent
with the piezoresistance coefficients ratio.
On the other hand, the ratio fmax/ fT shows a negligible
variation with the applied mechanical stress, as can be seen
from Fig. 13. This important figure of merit [19] depends
Fig. 13. Variation of ( fmax/ fT ) ratio with the applied mechanical
stress for P- and NMOSFETs.
basically on the gate and source resistances (Rg and Rs).
As will be shown later, these resistances show very slight
variation with the applied mechanical stress.
5.1. Small-Signal Equivalent Circuit
It is of interest at this point to investigate the effect of
mechanical stress on the various extrinsic and intrinsic pa-
rameters of the small-signal equivalent circuit. A typical
small-signal equivalent circuit is shown in Fig. 14, where
the elements outside the dashed box are the extrinsic ele-
ments whereas the elements inside the dashed box are the
intrinsic elements. The term extrinsic refers to those ele-
ments which are independent of the bias condition but are
scalable with the active zone. The term intrinsic denotes
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the elements which are dependent on the bias condition and
the size of the active region, thus representing the transistor
behavior [20]. Extrinsic capacitances and inductances are
neglected. Access elements are removed during the 1-step
de-embedding procedure.
Fig. 14. Small-signal equivalent circuit for MOSFETs. The
dashed box contains the intrinsic parameters.
Extrinsic resistances (Rge, Rse and Rde) are first extracted
using the cold-FET method [21]. The variation of these
extrinsic resistances with the applied mechanical stress is
shown in Fig. 15. Nearly constant behavior with stress can
be clearly seen due to the highly doped drain and source
areas resulting in low piezoresistance coefficient [22].
Fig. 15. Variation of extrinsic resistances with the applied me-
chanical stress for P- (solid symbols) and NMOSFETs (empty
symbols).
After removing the effect of extrinsic resistances, the next
step is to extract the intrinsic elements of the small-signal
equivalent circuit using the direct extraction method pro-
posed in [20]. The extraction is performed in the saturation
region at VGS = ±1.5 V and VDS = 1.2 V.
The total gate capacitance (Cgg = Cgs + Cgd) shows
a slight variation with the applied mechanical stress,
namely 0.3% per 100 MPa for both P- and NMOSFETs,
as shown in Fig. 16.
The variation of the intrinsic transconductance Gmi (ex-
tracted from RF measurements) with the applied mechan-
ical stress shows a good agreement with the dc extracted
Fig. 16. Variation of intrinsic total gate capacitance Cgg with the
applied mechanical stress for P- and NMOSFETs.
Fig. 17. Variation of intrinsic transconductance Gmi with the
applied mechanical stress for P- and NMOSFETs.
values, taking into account the errors related to the extrac-
tion procedures (extrinsic and intrinsic). A variation of 2.3
and 0.8% per 100 MPa is calculated for P- and NMOSFETs,
respectively, as shown in Fig. 17. On the other hand, the
intrinsic output conductance shows a slight shift from the
values extracted for the transconductance, showing a vari-
ation with the applied mechanical stress of 2.5 and 0.65%
per 100 MPa for P- and NMOSFETs, respectively, as shown
in Fig. 18.
Fig. 18. Variation of intrinsic output conductance Gdsi with the
applied mechanical stress for P- and NMOSFETs.
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The extraction of all intrinsic parameters is performed for
devices in saturation, i.e., VDS =±1.2 V and VGS =±1.5 V.
Based on the previous results forCgg and Gmi, and knowing
that the cutoff frequency fT is usually approximated by
fT = Gm2piCgg (4)
it can be seen that the variation in Cgg with the applied
mechanical stress is not negligible, however, it is of sec-
ondary importance, whereas the major effect comes from
the variation in Gmi.
5.2. Piezoresistance Coefficient from RF Extraction
The calculation of the piezoresistance coefficient based on
RF measurements could be another important tool to char-
acterize the MOSFET behavior under mechanical stress.
DC measurements of SOI devices, especially Gm and Gds
could suffer from some shift due to the self-heating effect.
It is possible to avoid these problems by using the intrinsic
parameters, like Gmi and Gdsi, extracted from RF measured
data, as presented in the previous section.
Fig. 19. Relative variation of intrinsic transconductance Gmi
in saturation (VDS = ±1.2 V and VGS = ±1.5 V) for P- and
NMOSFETs.
Figure 19 shows the relative variation of the intrinsic
transconductance Gmi with the applied mechanical stress
for both P- and NMOSFETs. A piezoresistance coefficient
of 2.25 and 0.82 (10−4 MPa−1) for P- and NMOSFETs,
respectively, can be calculated from the slope of the cor-
responding variation. These values are close to the values
extracted from dc measurements. The small difference is
related to the corrected transconductance by removing the
self-heating effect.
6. Conclusion
Based on dc and RF measurements, the mechanical stress is
shown to directly affect the dc, analog and RF performances
of P- and NMOS transistors. Most of these effects are
related to the variation of carrier mobility with the applied
mechanical stress, but it was shown that some other effects
are also related to the variation of the carrier density inside
the channel with the applied mechanical stress.
Cutoff frequencies were shown to vary with the applied
mechanical stress as a direct result of the variation of
transconductance, while the gate capacitance would still
have a slight secondary effect on the variation of cutoff
frequency.
On the other hand, the ratio fmax/ fT was shown to slightly
vary with stress since it is dominated by the relatively stable
extrinsic resistances of the transistors.
The ratio between the performance variation in PMOSFET
to the performance variation in NMOSFET with the applied
mechanical stress, was shown to be equal to the ratio of
piezoresistance coefficients of P- to NMOSFETs.
This characterization methodology being limited in this
study to 500 MPa of externally applied mechanical stress,
could be extrapolated to higher values of stress/strain, ap-
plied internally due to fabrication process steps.
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